





1. Index / Block diagram
2. SMBus MAP
3. Clock Distribution
4. Power Delivery Map
5. Power On Sequence
6. Reset / Power Good Map
7. Strap/IRQ/IDSel Table
8. GPIO Table
- 9-14. CPU
- 15-16. DDR3 Conn: CHA
- 17-18. DDR3 Conn: CHB
19. LABEL
20. TBD
- 21-28. PCH
- 29-30. SIO SCH5555-NS
- 31-32. LAN: Intel Clarkville
- 33-34. AUDIO ALC3220
35. Slot1 : PCIe 4X
36. Slot2: PCIe 16x
37. TBD
38. TBD
39. Display Port 1
40. Display Port 2
41. VGA Conn
42. SATA Conn
43. Rear USB
44. TPM &TCM
45. FAN
46. Thermal Sensor Conn
47. PS2 Conn
48. COM1
49. SPI
50. XDP
51. Pilot Run/LPC Debug/APS
52. EMI
53. Front_Panel
54. Front USB3.0
55. TBD
56. TBD
57. Power Conn
58. Power Sequence
59. Power--> Linear 1
60. Power--> Linear 2
61. Power--> Linear 3
62. Power--> Vcore PWM
63. Power--> Vcore Driver
64. Power--> DDR3
65. Power--> 5VSB / +3VDDUAL
66. Power--> -12V




SMBUS DIAGRAM






POWER DELIVERY MAP




POWER ON Timing Diagram


G3 --> S4/S5 (with Deep Sleep support)




Sx --> Deep S4/S5 -->G3




G3 to S4/S5 Timing Diagram




Deep Sleep Entry



Deep Sleep Exit



S5 --> S0



RESET / Power Good MAP

Sequence Signal Name:


- (1) O_PWRBTN#IN
- (2) S_SLP_S4# S_SLP_S3# S_SLP_M#
- (3) O_PSON#
- (4) B_ATX_PWROK
- (5) PCH_MEPWRGD
- (6) S_PCH_SYSPWROK P_VR_READY
- (7) PWRGD_3V
- (8) H_DRAMPWROK D3_RESET#
- (9) H_PWRGD
- (10) PLTRST# PLTRST_PROC#
- (11) X_PLTRST_PCIE_SLOT# K_PCIRST#_SLOT
- (12) A_Z_RST#

CPU-Haswell LGA1150

Deep Sleep Exit MAP

Sequence Signal Name:

- (D1) O_PWRBTN#IN
- (D2) S_SLP_SUS#
- (D3) S_RSMRST#
- (D4) S_SUSWARN#
- (D5) S_SUS_PWR_ACK#



STRAPPING Table

PCH side

Table 36-18. Strapping Signals (Sheet 1 of 2)

Name	Type	Recommendations	Reason/Impact
SPKR	I	Default Mode: Internal weak Pull-down. No Reboot Mode with TCO Disabled: Connect to Vcc3_3 with 8.2k-10k Ohm weak pull-up resistor.	
INIT3_3V#	I	Do not pull low.	
GPI055	I/O	Default Mode: Internal pull-up. Top Block Swap Mode: Connect to ground with 4.7k Ohm weak pull-down resistor.	
SATA1GP/ GPI019, GPI051	I/O	Default (SPI) Left both SATA1GP/GPI019 and GPI051 floating. No pull up required. Boot from PCI Connect SATA1GP/GPI019 to ground with 1k Ohm pull-down resistor. Leave GPI051 Floating. Boot from LPC Connect both SATA1GP/GPI019 and GPI051 to ground with 1k Ohm pull-down resistor.	If LPC is selected BIOS may still be placed on LPC, but all platforms with PCH require SPI flash connected directly to the PCH's SPI bus with a valid descriptor in order to boot. Booting to PCI is intended for debut/testing only. Boot BIOS Destination Select to LPC/PCI by functional strap or via Boot BIOS Destination Bit will not affect SPI accesses initiated by Management Engine or Integrated GbE LAN.
GPI053	I/O	Do not pull low. Connect to ground with 1k Ohm pull-down resistor.	ES1 strap for server platform ONLY
HDA_SDO	I/O	Default Do not pull high. Disable ME in Manufacturing Mode Connect to VccSusHDA with 1k Ohm pull-up resistor through a jumper.	Flash descriptor Override
SPI_MOSI	I/O	Internal weak pull down. Do not pull high.	DMI RX Termination Voltage
SAAT3GP/ GPI037	I/O	Enable TLS: Pull up with 1k Ohm to VccSus3.3. Default (Disable TLS): Leave NC. Internal pull down.	TLS confidentiality
GPI08	I/O	Internal weak pull up. Do not pull low.	

Table 36-18. Strapping Signals (Sheet 2 of 2)

Name	Type	Recommendations	Reason/Impact
GPI062/ SUSCLK	I/O	Internal weak pull up. Do not pull low.	On die PLL voltage regulator
GPI036	I/O	Internal weak pull down. Do not pull high.	
DDPB_CTRL_DATA DDPC_CTRL_DATA DDPD_CTRL_DATA		Straps for digital ports B, C and D. For DisplayPort* - Should be pulled to 3.3V through a 2.2K ohms resistor to configure digital port. For DVI/HDMI configuration, the signal should be routed through the level shifter to the display connector. The signal is pulled to 3V before the level shifter and 5V before the display connector through a 2.2k ohms resistor. This signal should always be routed longer than SDVO/DDPC_CTRLCLK by an inch. For DVI/HDMI configuration with the Cost Reduced level shifter, the signal should be routed through the pass gate sourced from 3.3V voltage to the display connector. The signal is pulled to 3V before the pass gate and 5V before the display connector through a 2.2k ohms resistor. This signal should always be routed longer than SDVO/DDPC_CTRLCLK by an inch.	

CPU side

Signal Name	Description	Direction/ Buffer Type
CFG[19:0]	Configuration Signals: The CFG signals have a default value of '1' if not terminated on the board. Refer to the appropriate platform design guide for pull-down recommendations when a logic low is desired. <ul style="list-style-type: none">• CFG[1:0]: Reserved configuration lane. A test point may be placed on the board for this lane.• CFG[2]: PCI Express* Static x16 Lane Numbering Reversal.<ul style="list-style-type: none">– x1 = Normal operation– x0 = Lane numbers reversed• CFG[3]: PCI Express* Static x4 Lane Numbering Reversal.<ul style="list-style-type: none">– x1 = Normal operation– x0 = Lane numbers reversed• CFG[4]: Reserved configuration lane. A test point may be placed on the board for this lane.• CFG[6:5]: PCI Express* Bifurcation:<ul style="list-style-type: none">– x00 = 1 x8, 2 x4 PCI Express*– x01 = reserved– x10 = 2 x8 PCI Express*– x11 = 1 x16 PCI Express*• CFG[19:7]: Reserved configuration lanes. A test point may be placed on the board for these lanes.	I CMOS

Strapping Options Flash

GNT1#	SATA1GP/GPI019	Routing
0	0	Flash Cycles Routed to LPC
1	0	Flash Cycles Routed to PCI
1	1	Flash Cycles Routed to SPI

Table 34-6. PCH Digital Display Strapping Signals

Checklist Item	Recommendations	Direction	Comments
DDPB_CTRL_DATA	Straps for digital ports B, C and D. For DisplayPort* - Should be pulled to 3.3V through a 2.2K W resistor to configure digital port. For DVI/HDMI configuration, the signal should be routed through the level shifter to the display connector. The signal is pulled to 3V before the level shifter and 5V before the display connector through a 2.2KW resistor. This signal should always be routed longer than DDPC_CTRLCLK by an inch. For DVI/HDMI configuration with the Cost Reduced level shifter, the signal should be routed through the pass gate sourced from 3.3V voltage. The signal is pulled to 3V before the pass gate and 5V before the display connector through a 2.2KW resistor and a Schottky diode. This signal should always be routed longer than DDPC_CTRLCLK by an inch. Also ensure schottky diode is not shared with DDPC_CTRLCLK.	BI	

SIO SMSC5555

PIN NAME	NET		Strapping description
GP070 / PWM4 (PIN127)	O_SPEAKER	1	Diag_En Disable
		0	Diag_En Enable DEFAULT



Title		
GPIO/IRQ/IDSEL Table		
DWG NO	Rev	A00
Amazon USFF		
Date:	Tuesday, January 29, 2013	Sheet 7 of 65

PIN OUT	Power well	Buffer Type	Signal Name	EX-PU/PD	*Current Usage		Programming Function	PCH GPIO Summary							*Current Usage								
					IO/NU	Native/Strapping		GPIO	Mult Function Pin	PIN OUT	Type	Power Well	Default	Signal Name	IN-PU/PD	EX-PU/PD	GPIO	Signal Name	IO	Type	Core	GPIO	
4	V3_S5	I04	NC	NA		Native	NA	GPIO05	BMBSVWGPIO05	G38	IO	Core	GPIO	S_PECI_REQ#	--	10k pull-up to +3V	I	GPIO07	SATA3GPIO037	N41	IO	Core	GPIO
5	V3_S5	I04	NC	NA		Native	NA	GPIO06	BMBSVWGPIO06	G38	IO	Core	GPIO	S_PECI_REQ#	--	10k pull-up to +3V	I	GPIO08	SATA3GPIO038	H41	IO	Core	GPIO
7	V3_S5	I04	NC	NA		Native	NA	GPIO11	TACH1GPIO11	AT31	IO	Core	GPIO	S_GPI_CHASSIS_CS0	20k IN-PU (only on TACH1)	10k pull-up to +3V 1k pull-down to GND (dummy)	I	GPIO09	EDATAOUTGPIO09	R31	IO	Core	GPIO
8	V3_S5	I04	NC	NA		Native	NA	GPIO12	PIRG0GPIO12	AK30	IOD	Core	GPIO	PCIE_MN_CPUS_DETECT#	--	8.2k pull-up to +3V	I	GPIO10	OC2WGPIO10	AD39	IO	Suspend	Native
22	V3_S5	I04	O_PECI_REQ#	10k pull-up to +3V		Native	NA	GPIO13	PIRG0GPIO13	AK30	IOD	Core	GPIO	PCIE_MN_CPUS_DETECT#	--	8.2k pull-up to +3V	I	GPIO11	OC2WGPIO11	AD39	IO	Suspend	Native
25	V3_S5	I08	O_YELLOW#	499 pull-up to +5V_S5		Native	NA	GPIO14	PIRG0GPIO14	AV28	IOD	Core	GPIO	V_DOSP_C_HPD	--	--	I	GPIO12	OC3WGPIO12	AD40	IO	Suspend	Native
26	V3_S5	I08	O_GREEN#	499 pull-up to +5V_S5		Native	NA	GPIO15	PIRG0GPIO15	AV28	IOD	Core	GPIO	V_DOSP_C_HPD	--	--	I	GPIO13	OC3WGPIO13	AD40	IO	Suspend	Native
27	V3_S5	I08	S_SML1DATA	2.2k pull-up to +3V_S5		Native	NA	GPIO16	PIRG0GPIO16	AV28	IOD	Core	GPIO	V_GPI_VGA_CBL_DET#	--	8.2k pull-up to +3V	I	GPIO14	OC4WGPIO14	AF39	IO	Suspend	Native
28	V3_S5	I08	S_SML1CLK	2.2k pull-up to +3V_S5		Native	NA	GPIO17	PIRG0GPIO17	AT27	IOD	Core	GPIO	PCIE_MN_CPUS_DETECT#	--	8.2k pull-up to +3V	I	GPIO15	OC4WGPIO15	AD40	IO	Suspend	Native
30	V3_S5	I04	O_SWPROK	10k pull-down to GND		Native	NA	GPIO18	TACH2GPIO18	AM28	IO	Core	GPIO	S_GPIO2	20k IN-PU (only on TACH2)	10k pull-up to +3V	NU	GPIO16	OC4WGPIO16	AF39	IO	Suspend	Native
35	V3_S5	I04	TMU_SHFT	8.2k pull-up to +3V_S5 330k pull-down to GND (dummy)	I	1. default 0. Trim down adjustment	NA	GPIO19	TACH3GPIO19	AV24	IO	Core	GPIO	S_GPI_SKU2	20k IN-PU (only on TACH3)	10k pull-up to +3V (dummy) 220 pull-down to GND	I	GPIO17	OC4WGPIO17	AF39	IO	Suspend	Native
36	V3_S5	I04	O_PWRBTN#	1k pull-up to +3V_DUAL (dummy)		Native	NA	GPIO20	GPIO20	AC40	IO	Suspend	GPO	S_OC_EN_N	20k IN-PU	NU (connected to XDP_FCH)	GPIO18	PCIECLKR06GPIO18	W22	IO	Suspend	Native	
38	V3_S5	LW024	H_PROCHOT#	5.0hm pull-up to H_CPU_VCCIO_RIGHT		Native	NA	GPIO21	OC5WGPIO21	AC41	IO	Suspend	Native	S_MLML_VME#	--	8.2k pull-up to +3V_S5	I	GPIO19	PCIECLKR07GPIO19	AA40	IO	Suspend	Native
39	V3_S5	I04	O_BEN_CUFAN	1k pull-up to +3V		Native	NA	GPIO22	OC6WGPIO22	AF40	IO	Suspend	Native	V_USB_OC_R#_0	--	--	Native	GPIO20	EDATAOUTGPIO20	L40	IO	Core	GPIO
40	V3_S5	I04	O_BEN_CHAVN	1k pull-up to +3V		Native	NA	GPIO23	LAN_PHY_PWR_CTRLGPIO23	AL40	IO	Suspend	Native	S_LAN_DISABLE#	--	10k pull-up to +3V_LAN 10k pull-down to GND (dummy)	O	GPIO21	SATA5GPIO21	N40	IO	Core	GPIO
41	V3_S5	I04	NC	NA		NU	NA	GPIO24	GPIO24	AE34	IO	Suspend	GPO	S_GPIO15	--	10k pull-up to +3V_S5	NU	GPIO22	GPIO22	AJ26	IO	Suspend	Native
49	V3_S5	I04	O_CUFAN_PWM	4.7k pull-up to +3V		Native	NA	GPIO25	SATA6GPIO25	M39	IO	Core	GPIO	S_SATA6OP	--	10k pull-up to +3V 10k pull-down to GND (dummy)	Strapping	GPIO23	PCIECLKR08GPIO23	W22	IO	Suspend	Native
50	V3_S5	I04	O_CHAVN_PWM	4.7k pull-up to +3V		Native	NA	GPIO26	TACH4GPIO26	AF28	IO	Core	GPIO	S_GPI_CHASSIS_D1	20k IN-PU (only on TACH4)	10k pull-up to +3V 10k pull-down to GND (dummy)	I	GPIO24	OC6WGPIO24	AE40	IO	Suspend	Native
51	V3_S5	I04	NC	NA		NU	NA	GPIO27	GPIO27	AJ31	IO	Suspend	Native	S_MLML_WAKE#	--	10k pull-up to +3V_S5	NU	GPIO25	SMLALERTWGPIO25	AO35	IO	Suspend	Native
52	V3_S5	I04	O_PP_CBL_DET#	8.2k pull-up to +3V_S5	I	1. default 0. power switch cable plugged	NA	GPIO28	GPIO28	AN22	IO	Suspend	GPIO	S_GPIO13	--	10k pull-up to +3V_S5	NU	GPIO26	GPIO26	AV31	IO	Core	GPO
53	V3_S5	I04	XPLTRST_PCIE_SLOTE	1k pull-up to +3V_DUAL (dummy)		Native	NA	GPIO29	LAN_PHY_PWR_CTRLGPIO29	AL40	IO	Suspend	Native	S_LAN_DISABLE#	--	10k pull-up to +3V_LAN 10k pull-down to GND (dummy)	O	GPIO27	GPIO27	AJ31	IO	Core	GPO
54	V3_S5	I04	NC	NA		NU	NA	GPIO30	GPIO30	AN22	IO	Suspend	GPIO	S_GPIO13	--	10k pull-up to +3V_S5	NU	GPIO28	GPIO28	AJ26	IO	Suspend	Native
55	V3_S5	OD4	O_PSON#	4.7k pull-up to +5V0B		Native	NA	GPIO31	GPIO31	AN22	IO	Suspend	GPIO	S_GPIO13	--	10k pull-up to +3V_S5	NU	GPIO29	GPIO29	AV31	IO	Core	GPO
56	V3_S5	I04	O_AUDIO_CODEC_RDET#	8.2k pull-up to +3V_S5	I	1. default 0. PC speaker cable plugged	NA	GPIO32	GPIO32	AN22	IO	Suspend	GPIO	S_GPIO13	--	10k pull-up to +3V_S5	NU	GPIO30	GPIO30	AV31	IO	Core	GPO
58	V3_S5	I04	O_BUS_V3_F_ON	NA		Native	NA	GPIO33	GPIO33	AN22	IO	Suspend	GPIO	S_GPIO13	--	10k pull-up to +3V_S5	NU	GPIO31	GPIO31	AV31	IO	Core	GPO
59	V3_S5	I04	PWR0D_V3	NA		Native	NA	GPIO34	GPIO34	AN22	IO	Suspend	GPIO	S_GPIO13	--	10k pull-up to +3V_S5	NU	GPIO32	GPIO32	AV31	IO	Core	GPO
60	V3_S5	OD4	O_RSMRST#	NA		NU	NA	GPIO35	GPIO35	AE34	IO	Suspend	GPO	S_GPIO15	--	10k pull-up to +3V_S5	NU	GPIO33	GPIO33	AV31	IO	Core	GPO
69	V3_S5	I04	NC	NA		NU	NA	GPIO36	SATA7GPIO36	M39	IO	Core	GPIO	S_SATA7OP	--	10k pull-up to +3V 10k pull-down to GND (dummy)	Strapping	GPIO34	GPIO34	AV31	IO	Core	GPO
72	V3_S5	I08	NC	NA		NU	NA	GPIO37	TACH5GPIO37	AF28	IO	Core	GPIO	S_GPI_CHASSIS_D1	20k IN-PU (only on TACH5)	10k pull-up to +3V 10k pull-down to GND (dummy)	I	GPIO35	OC6WGPIO35	AE40	IO	Suspend	Native
74	V3_S5	I08	NC	NA		NU	NA	GPIO38	GPIO38	AF28	IO	Core	GPIO	S_GPI_CHASSIS_D1	20k IN-PU (only on TACH5)	10k pull-up to +3V 10k pull-down to GND (dummy)	I	GPIO36	SMLALERTWGPIO36	AO35	IO	Suspend	Native
77	V3_S5	I04	O_PME#	10k pull-up to +3V_S5		Native	NA	GPIO39	PCIECLKR09GPIO39	P39	IO	Core	Native	S_GPIO18	--	10k pull-up to +3V	NU (connected to XDP_FCH)	GPIO37	SUS_STATWGPIO37	AD37	IO	Suspend	Native
78	V3_S5	I04	NC	NA		NU	NA	GPIO40	SATA10GPIO40	J40	IO	Core	GPIO	S_SATA10P	20k IN-PU	1k pull-up to +3V (dummy) 10k pull-down to GND (dummy)	Strapping	GPIO38	SUSCLKRGPIO38	W36	IO	Suspend	Native
99	V3_S5	I04	O_ODM1_R	NA		Native	NA	GPIO41	SATA11GPIO41	J40	IO	Core	GPIO	S_SATA11P	20k IN-PU	1k pull-up to +3V (dummy) 10k pull-down to GND (dummy)	Strapping	GPIO39	SUSCLKRGPIO39	W36	IO	Suspend	Native
100	V3_S5	I04	O_ODM1_R	NA		Native	NA	GPIO42	PCIECLKR10GPIO42	P37	IO	Core	Native	S_SML_N	--	10k pull-up to +3V 10k pull-down to GND (dummy)	NU (connected to XDP_FCH)	GPIO40	SLP_S5WGPIO40	AA35	IO	Suspend	Native
101	V3_S5	I04	O_ODM1_R	10k pull-up to +3V		Native	NA	GPIO43	SATA12GPIO43	M37	IO	Core	GPIO	S_GPI_BRD_REV1	--	10k pull-up to +3V (dummy) 10k pull-down to GND (dummy)	I	GPIO41	CLKOUTLEXIOGPIO41	AV8	IO	Core	Native
102	V3_S5	I08	O_ODM1_R_C	10k pull-up to +3V		Native	NA	GPIO44	PCIECLKR11GPIO44	P37	IO	Core	Native	S_SML_N	--	10k pull-up to +3V 10k pull-down to GND (dummy)	NU (connected to XDP_FCH)	GPIO42	CLKOUTLEXIOGPIO42	AV8	IO	Core	Native
103	V3_S5	I04	O_ODM1_R	10k pull-up to +3V		Native	NA	GPIO45	SATA13GPIO45	M37	IO	Core	GPIO	S_GPI_BRD_REV1	--	10k pull-up to +3V (dummy) 10k pull-down to GND (dummy)	I	GPIO43	CLKOUTLEXIOGPIO43	AV8	IO	Core	Native
104	V3_S5	I04	O_ODM1_R	10k pull-up to +3V		Native	NA	GPIO46	PCIECLKR12GPIO46	P37	IO	Core	Native	S_SML_N	--	10k pull-up to +3V 10k pull-down to GND (dummy)	NU (connected to XDP_FCH)	GPIO44	CLKOUTLEXIOGPIO44	AV8	IO	Core	Native
105	V3_S5	I04	O_ODM1_R	10k pull-up to +3V		Native	NA	GPIO47	SATA14GPIO47	M37	IO	Core	GPIO	S_GPI_BRD_REV1	--	10k pull-up to +3V (dummy) 10k pull-down to GND (dummy)	I	GPIO45	CLKOUTLEXIOGPIO45	AV8	IO	Core	Native
107	V3_S5	I04	NC	NA		Native	NA	GPIO48	PCIECLKR13GPIO48	P37	IO	Core	Native	S_SML_N	--	10k pull-up to +3V 10k pull-down to GND (dummy)	NU (connected to XDP_FCH)	GPIO46	CLKOUTLEXIOGPIO46	AV8	IO	Core	Native
108	V3_S5	I04	NC	NA		Native	NA	GPIO49	SATA15GPIO49	M37	IO	Core	GPIO	S_GPI_BRD_REV1	--	10k pull-up to +3V (dummy) 10k pull-down to GND (dummy)	I	GPIO47	CLKOUTLEXIOGPIO47	AV8	IO	Core	Native
109	V3_S5	I04	NC	NA		Native	NA	GPIO50	PCIECLKR14GPIO50	P37	IO	Core	Native	S_SML_N	--	10k pull-up to +3V 10k pull-down to GND (dummy)	NU (connected to XDP_FCH)	GPIO48	CLKOUTLEXIOGPIO48	AV8	IO	Core	Native
110	V3_S5	I04	O_PWR2_PSDT#	10k pull-up to +3V		Native	NA	GPIO51	SATA16GPIO51	M37	IO	Core	GPIO	S_GPI_BRD_REV1	--	10k pull-up to +3V (dummy) 10k pull-down to GND (dummy)	I	GPIO49	CLKOUTLEXIOGPIO49	AV8	IO	Core	Native
111	V3_S5	I08	O_ML_REO_PO	10k pull-up to +3V		Native	NA	GPIO52	SATA17GPIO52	M37	IO	Core	GPIO	S_GPI_BRD_REV1	--	10k pull-up to +3V (dummy) 10k pull-down to GND (dummy)	I	GPIO50	CLKOUTLEXIOGPIO50	AV8	IO	Core	Native
112	V3_S5	I04	NC	NA		Native	NA	GPIO53	PCIECLKR15GPIO53	P37	IO	Core	Native	S_SML_N	--	10k pull-up to +3V 10k pull-down to GND (dummy)	NU (connected to XDP_FCH)	GPIO51	CLKOUTLEXIOGPIO51	AV8	IO	Core	Native
113	V3_S5	I04	O_MEM_REO_PO	10k pull-up to +3V		Native	NA	GPIO54	SATA18GPIO54	M37	IO	Core	GPIO	S_GPI_BRD_REV1	--	10k pull-up to +3V (dummy) 10k pull-down to GND (dummy)	I	GPIO52	CLKOUTLEXIOGPIO52	AV8	IO	Core	Native
114	V3_S5	I04	NC	NA		Native	NA	GPIO55	PCIECLKR16GPIO55	P37	IO	Core	Native	S_SML_N	--	10k pull-up to +3V 10k pull-down to GND (dummy)	NU (connected to XDP_FCH)	GPIO53	CLKOUTLEXIOGPIO53	AV8	IO	Core	Native
120	V3_S5	I04	O_JB_RST#	10k pull-up to +3V		Native	NA	GPIO56	SATA19GPIO56	M37	IO	Core	GPIO	S_GPI_BRD_REV1	--	10k pull-up to +3V (dummy) 10k pull-down to GND (dummy)	I	GPIO54	CLKOUTLEXIOGPIO54	AV8	IO	Core	Native
121	V3_S5	I04	O_A2SSATE	10k pull-up to +3V		Native	NA	GPIO57	PCIECLKR17GPIO57	P37	IO	Core	Native	S_SML_N	--	10k pull-up to +3V 10k pull-down to GND (dummy)	NU (connected to XDP_FCH)	GPIO55	CLKOUTLEXIOGPIO55	AV8	IO	Core	Native
124	V3_S5	I04	S_SLP_S5#	NA		Native	NA	GPIO58	SATA20GPIO58	M37	IO	Core	GPIO	S_GPI_BRD_REV1	--	10k pull-up to +3V (dummy) 10k pull-down to GND (dummy)	I	GPIO56	CLKOUTLEXIOGPIO56	AV8	IO	Core	Native
127	V3_S5	I04	O_SPEAKER	8.2k pull-up to +3V_S5 (dummy) 8.2k pull-down to GND		Native	NA	GPIO59	PCIECLKR18GPIO59	P37	IO	Core	Native	S_SML_N	--	10k pull-up to +3V 10k pull-down to GND (dummy)	NU (connected to XDP_FCH)	GPIO57	CLKOUTLEXIOGPIO57	AV8	IO	Core	Native
128	V3_S5	I04	S_SLP_M#	NA		Native	NA	GPIO60	SATA21GPIO60	M37	IO	Core	GPIO	S_GPI_BRD_REV1	--	10k pull-up to +3V (dummy) 10k pull-down to GND (dummy)	I	GPIO58	CLKOUTLEXIOGPIO58	AV8	IO	Core	Native
75	V3_S5	I04	O_BUS_SVON	22k pull-up to +5V0B		Native	NA	GPIO61	PCIECLKR19GPIO61	P37	IO	Core	Native	S_SML_N	--	10k pull-up to +3V 10k pull-down to GND (dummy)	NU (connected to XDP_FCH)	GPIO59	CLKOUTLEXIOGPIO59	AV8	IO	Core	Native
76	V3_S5	I04	O_BUS_V3_ON	NA		Native	NA	GPIO62	SATA22GPIO62	M37	IO	Core	GPIO	S_GPI_BRD_REV1	--	10k pull-up to +3V (dummy) 10k pull-down to GND (dummy)	I	GPIO60	CLKOUTLEXIOGPIO60	AV8	IO	Core	Native
84	V3_S5	I012	NC	NA		Native	NA	GPIO63	PCIECLKR20GPIO63	P37	IO	Core	Native	S_SML_N	--	10k pull-up to +3V 10k pull-down to GND (dummy)	NU (connected to XDP_FCH)	GPIO61	CLKOUTLEXIOGPIO61	AV8	IO	Core	Native
85	V3_S5	I012	NC	NA		Native	NA	GPIO64	SATA23GPIO64	M37	IO	Core	GPIO	S_GPI_BRD_REV1	--	10k pull-up to +3V (dummy) 10k pull-down to GND (dummy)	I	GPIO62	CLKOUTLEXIOGPIO62	AV8	IO	Core	Native
86	V3_S5	I012	NC	NA		Native	NA	GPIO65	PCIECLKR21GPIO65	P37	IO	Core	Native	S_SML_N	--	10k pull-up to +3V 10k pull-down to GND (dummy)	NU (connected to XDP_FCH)	GPIO63	CLKOUTLEXIOGPIO63	AV8	IO	Core	Native
87	V3_S5	I012	NC	NA		Native	NA	GPIO66	SATA24GPIO66	M37	IO	Core	GPIO	S_GPI_BRD_REV1	--	10k pull-up to +3V (dummy) 10k pull-down to GND (dummy)	I	GPIO64	CLKOUTLEXIOGPIO64	AV8	IO	Core	Native
88	V3_S5	I012	NC	NA		Native	NA	GPIO67	PCIECLKR22GPIO67	P37	IO	Core	Native	S_SML_N	--	10k pull-up to +3V 10k pull-down to GND (dummy)	NU (connected to XDP_FCH)	GPIO65	CLKOUTLEXIOGPIO65	AV8	IO	Core	Native
89	V3_S5	I012	NC	NA		Native	NA	GPIO68	SATA25GPIO68	M37	IO	Core	GPIO	S_GPI_BRD_REV1	--	10k pull-up to +3V (dummy) 10k pull-down to GND (dummy)	I	GPIO66	CLKOUTLEXIOGPIO66	AV8	IO	Core	Native
90	V3_S5																						

DDR3 CH-A

(15) D3_DQ_A[63..0]

D3_MAA[15..0] (15)

D3_ODT_A0 (15)

D3_ODT_A1 (15)

D3_BAA[2..0] (15)

D3_CKE_A0 (15)

D3_CKE_A1 (15)

D3_SCS_A#0 (15)

D3_SCS_A#1 (15)

D3_MA_CLK#0 (15)

D3_MA_CLK#1 (15)

D3_MA_CLK#1 (15)

D3_RESET# (15,17)

BIT SWIZZLE TABLE

DDR0 DQ[8]	AH40	DQ 9
DDR0 DQ[9]	AH39	DQ 13
DDR0 DQ[13]	AH38	DQ 8
DDR0 DQ[16]	AM40	DQ 17
DDR0 DQ[17]	AM39	DQ 21
DDR0 DQ[21]	AM38	DQ 16
DDR0 DQ[24]	AV37	DQ 25
DDR0 DQ[25]	AW37	DQ 29
DDR0 DQ[29]	AU37	DQ 24
DDR0 DQ[32]	AY6	DQ 33
DDR0 DQ[33]	AU6	DQ 37
DDR0 DQ[37]	AV6	DQ 32
DDR0 DQ[40]	AR1	DQ 41
DDR0 DQ[41]	AR4	DQ 45
DDR0 DQ[45]	AR3	DQ 40
DDR0 DQ[48]	AL1	DQ 49
DDR0 DQ[49]	AL4	DQ 53
DDR0 DQ[53]	AL3	DQ 48
DDR0 DQ[56]	AG1	DQ 57
DDR0 DQ[57]	AG4	DQ 61
DDR0 DQ[61]	AG3	DQ 56
DDR0 DQ[64]	AW33	DQ 65
DDR0 DQ[65]	AV33	DQ 69
DDR0 DQ[69]	AU33	DQ 64

Bit Swap for layout

Remove ECC

20120427 Update CPU P/N

1 OF 10


PE115027-4041-0DF

20120302 Remove TP for layout

CH3
0.1uF
Dumy
16V, X7R, +/-10%



(17) D3_DQ_B[63..0] <<>>



2 OF 10

PE115027-4041-0DF





DWG NO

Rev **A00**


Date: Tuesday, January 29, 2013

Sheet 10 of 65

MCP - VID,CTRL, MSIC





20120416 Follow Intel CRB1.0



20120326 Follow Intel CRB




20120416 Follow Intel CRB1.0



CPU REST CIRCUITRY

Ensure timings and edge rates are met on PLTRST# going to processor.

Check with Intel for this circuit necessary ??



Title

CPU-3: VID/MISC

DWG NO

Amazon USFF

Rev **A00**

Date: Tuesday, January 29, 2013 Sheet 11 of 65

Need check with Intel whether unused pins can leave NC?

20120305: delete all unused PCIE X16 signals

UH1C

E15
F15
D14
E14
E13
F13
D12
E12
E11
F11
F10
G10
E9
F9
F8
G8
D3
D4
E4
E6
F5
F6
G4
G5
H5
H6
J4
J5
K5
K6
L4
L5
U3
T3
U1
V1
W2
V2
Y3
W3
D1
E2
B3
A4
P3

PEG_RX[0]
PEG_RX#[0]
PEG_RX[1]
PEG_RX#[1]
PEG_RX[2]
PEG_RX#[2]
PEG_RX[3]
PEG_RX#[3]
PEG_RX[4]
PEG_RX#[4]
PEG_RX[5]
PEG_RX#[5]
PEG_RX[6]
PEG_RX#[6]
PEG_RX[7]
PEG_RX#[7]
PEG_RX[8]
PEG_RX#[8]
PEG_RX[9]
PEG_RX#[9]
PEG_RX[10]
PEG_RX#[10]
PEG_RX[11]
PEG_RX#[11]
PEG_RX[12]
PEG_RX#[12]
PEG_RX[13]
PEG_RX#[13]
PEG_RX[14]
PEG_RX#[14]
PEG_RX[15]
PEG_RX#[15]
DMI_RX[0]
DMI_RX#[0]
DMI_RX[1]
DMI_RX#[1]
DMI_RX[2]
DMI_RX#[2]
DMI_RX[3]
DMI_RX#[3]
RSVD_TP_1
RSVD_TP_2
RSVD_TP_3
RSVD_TP_4
PEG_RCOMP

A12
B12
B11
C11
C10
D10
B9
C9
C8
D8
B7
C7
A6
B6
B5
C5
E1
E2
F2
F3
G1
G2
H2
H3
J1
J2
K2
K3
M2
M3
L1
L2
AA4
AA5
AB3
AB4
AC5
AC4
AC1
AC2

Need check with Intel whether unused pins can leave NC?

20120305: delete all unused PCIE X16 signals

www.aitec.ru

(21) H_DMI_RXP0
(21) H_DMI_RXN0
(21) H_DMI_RXP1
(21) H_DMI_RXN1
(21) H_DMI_RXP2
(21) H_DMI_RXN2
(21) H_DMI_RXP3
(21) H_DMI_RXN3
TPH32
TPH33
TPH34
TPH35
VCOMP_OUT_CPU
RH2
24.9
H_PEG_RCOMP
P3
3 OF 10
PE115027-4041-0DF

H_DMI_TXP0 (21)
H_DMI_TXN0 (21)
H_DMI_TXP1 (21)
H_DMI_TXN1 (21)
H_DMI_TXP2 (21)
H_DMI_TXN2 (21)
H_DMI_TXP3 (21)
H_DMI_TXN3 (21)

(24) S_FDI_CS_N
(24) S_FDI_CS_P
(24) S_FDI_INT_N
(24) S_FDI_INT_P
(24) S_FDI_TX0_N
(24) S_FDI_TX0_P
(24) S_FDI_TX1_N
(24) S_FDI_TX1_P
TPH36
TPH37
TPH38
VCOMP_OUT_CPU
RH3
24.9
H_DP_COMP
R4
U5
U6
E16
K11
J12
B14
A14
C13
B13

UH1D

FDI_CS_N
FDI_CS_P
FDI_INT_N
FDI_INT_P
DP_COMP
SSC_DPLL_REF_CLK#
SSC_DPLL_REF_CLK
EDP_DISP_UTIL
RSVD_TP_5
RSVD_TP_6
FDI0_TX0_N
FDI0_TX0_P
FDI0_TX1_N
FDI0_TX1_P
DDID_TXD[0]
DDID_TXD#[0]
DDID_TXD[1]
DDID_TXD#[1]
DDID_TXD[2]
DDID_TXD#[2]
DDID_TXD[3]
DDID_TXD#[3]

D16
D18
R4
U5
U6
E16
K11
J12
B14
A14
C13
B13
E17
F17
F18
G18
G19
H19
F20
G20
D19
E19
C20
D20
D21
E21
C22
D22
B15
C15
A16
B16
B17
C17
A18
B18

DDIB_TXB[0]
DDIB_TXB#[0]
DDIB_TXB[1]
DDIB_TXB#[1]
DDIB_TXB[2]
DDIB_TXB#[2]
DDIB_TXB[3]
DDIB_TXB#[3]
DDIC_TXC[0]
DDIC_TXC#[0]
DDIC_TXC[1]
DDIC_TXC#[1]
DDIC_TXC[2]
DDIC_TXC#[2]
DDIC_TXC[3]
DDIC_TXC#[3]
DDID_TXD[0]
DDID_TXD#[0]
DDID_TXD[1]
DDID_TXD#[1]
DDID_TXD[2]
DDID_TXD#[2]
DDID_TXD[3]
DDID_TXD#[3]


V_DDSP_C_DP_0_DP (39)
V_DDSP_C_DP_0_DN (39)
V_DDSP_C_DP_1_DP (39)
V_DDSP_C_DP_1_DN (39)
V_DDSP_C_DP_2_DP (39)
V_DDSP_C_DP_2_DN (39)
V_DDSP_C_DP_3_DP (39)
V_DDSP_C_DP_3_DN (39)
V_DDSP_D_DP_0_DP (40)
V_DDSP_D_DP_0_DN (40)
V_DDSP_D_DP_1_DP (40)
V_DDSP_D_DP_1_DN (40)
V_DDSP_D_DP_2_DP (40)
V_DDSP_D_DP_2_DN (40)
V_DDSP_D_DP_3_DP (40)
V_DDSP_D_DP_3_DN (40)






Display Port1

Display Port2




Title		
CPU-4: FDI/PCIe/DMI/DP		
DWG NO	Rev	A00
Amazon USFF		
Date: Tuesday, January 29, 2013	Sheet	12 of 65






www.it-each1.ru



Backplate

20120928 Modify VPN as CE suggestion


CPU_Plastic Cover (DIP)



LGA115X_CPU_COVER Dummy

20120223 Vendor seprated COVER and Socket for new LGA1150





Title **DDR3 Conn: CHA_1 (DIMM3)**



DWG NO	Rev
<i>Amazon USFF</i>	A00

CHANNEL A BANK 2
SMB ADDRESS:001


www.aitech1.ru




Title			DDR3 Conn: CHA_2 (TBD)		
DWG NO		Rev			A00
Date: Tuesday, January 29, 2013		Sheet 16 of 65			



www.aitech1.ru

		
Title DDR3 Conn: CHB_2 (TBD)		
DWG NO	Amazon USFF	Rev A00
Date: Tuesday, January 29, 2013	Sheet 18	of 65




20120322 follow D4 change module from EMI to Label





www.aitech1.ru




Title			LABEL		
DWG NO		Amazon USFF			Rev A00
Date:	Tuesday, January 29, 2013	Sheet	19	of	65


www.aitech1.ru

	
Title TBD	
DWG NO Amazon USFF	Rev A00
Date: Tuesday, January 29, 2013 Sheet 20 of 65	










PCH - CLOCK DISTRIBUTION




PCH - DP AND RGB






SKU ID


SKU1	SKU0	Type
0	0	TPM
0	1	TCM
1	0	NO TPM/NO TCM
1	1	Reserved



Clear Password




CLR_CMOS




Chassis ID


ID2	ID1	ID0	Type
1	0	1	SFF
1	0	0	Reserved
0	0	0	MT/DT
0	1	1	USFF



Chassis Intruder




ME Disable (Flash override)




BOARD ID

Rev2	Rev1	Rev0	Type
0	0	0	Default
0	0	1	Reserved
0	1	0	Reserved
0	1	1	Reserved
1	0	0	Reserved
1	0	1	Reserved
1	1	0	Reserved
1	1	1	Reserved



BEEP



PCH HeatSink



Title

PCH-8: MISC CONN/BEEP/ID

DWG NO


Amazon USFF

Rev

A00

Date: Tuesday, January 29, 2013

Sheet 27 of 65




No Reboot Mode

SPKR (IN-PD)	Description
High	No reboot mode: Enable
Low	No reboot mode: Disable




On-Die PLL Voltage Regulator

GPIO62/SUSCLK (IN-PU)	Description
High	Regulator is enabled.
Low	Regulator is disabled.




Topblock Swap Mode

GPIO55 (IN-PU)	Description
High	Topblock swap mode: Disable
Low	Topblock swap mode: Enable




DMI Rx Termination

GPIO36 (IN-PD)	Description
Low	DMI Rx Termination Voltage




Boot BIOS Destination Selection

GPIO51 (IN-PU)	SATA1GP/GP19 (IN-PU)	Description
Low	Low	Flash cycle routed to LPC
High	Low	Flash cycle routed to PCI
High	High	Flash cycle routed to SPI




DMI AC COUPLING FULL VOLTAGE MODE WHEN SAMPLED LOW



TLS Confidentiality

GPIO37 (IN-PD)	Description
High	ME Crypto TLS cipher suite with confidentiality
Low	ME Crypto TLS cipher suite with no confidentiality



Title

PCH-9: STRAP OPTION

DWG NO

Amazon USFF

Date: Tuesday, January 29, 2013

Sheet 28 of 65

Rev



A00

20120326
Follow Intel
CRB

20120618 Stuff
RO21 by SMC
suggestion

20120621: Add RO22, RO23 and net S_SLP_S4#_SIO,
and stuff RO23 from SMC suggestion



Deep Sleep Mode (DS5) CONTROL



20120309 Stuff RO48 for PCIAUX POWER

Used SIO5555 run Deep Sleep S5 Mode:
Dummy => RS85, RP792, RP672, RP14
Stuffed => RS86, RP791, RP793, RO10

CO45, CO46 place near SIO CHIP.



Title

SIO-SCH5555-1

DWG NO

Amazon USFF


Date: Tuesday, January 29, 2013

Sheet 29 of 65


Rev

A00

5555 PRE-POST DIAG Monitor




SIO STRAPING






SIO STRAPING		
	SPEAKER	
	Diag_En	
PULL HIGH	Disable	
PULL LOW	Enable	

SIO5555 V5_ALW Monitor





Clarkville need applied CIS.

Intel Clarkville










Title		
LAN: Intel Clarkville		
DWG NO	Amazon USFF	Rev A00
Date: Tuesday, January 29, 2013	Sheet 31 of 65	

LAN CONNECTOR




LAN POWER







Front Audio



Rear Audio Jack




CHASSIS SPEAKER




		Title	
		Audio Conn	
DWG NO		Rev	
Amazon USFF		A00	
Date: Tuesday, January 29, 2013		Sheet 34 of 65	



www.aitech1.ru

		
Title		
Slot1: PCIe 16x (TBD)		
DWG NO	Rev	
Amazon USFF		A00
Date:	Tuesday, January 29, 2013	Sheet 35 of 65

www.aitech1.ru



		
Title		
Slot3: PCIe 1x (TBD)		
DWG NO	Rev	
Amazon USFF		A00
Date:	Tuesday, January 29, 2013	Sheet 36 of 65

Mini PCIe



20120320 Dell requested to change Latch

+V 1.5V PCIe



Title	Mini PCIe/MSATA
-------	------------------------

DWG NO	Rev
Amazon USEE	A00




Date: Tuesday, January 29, 2013 Sheet 37 of 65

www.aitech1.ru





Title			Display Port 1		
DWG NO		Rev			A00
Date: Tuesday, January 29, 2013		Sheet 38 of 65		1	

20120521: Delete UV4 ; UV1, UV2, UV3 change to INFINEON_ESD3V3U4ULC






20110211:change 2N7002DW for cost down.



www.aitech1.ru

(24) V_DDPC_CTRL_CLK << V_DDPC_CTRL_CLK
(24) V_DDPC_CTRL_DATA << V_DDPC_CTRL_DATA



20110211:change 2N7002DW for cost down.
20120312: delete RV11.

Title

Display Port 1

DWG NO

Amazon USFF


Date: Tuesday, January 29, 2013


Sheet 39 of 65

Rev


A00

VGA Connector













INC.

VGA Conn		
Title		
DWG NO	Amazon USFF	Rev A00
Date:	Tuesday, January 29, 2013	Sheet 41 of 65






Rear USB 3.0 CONNECTOR




		Rear USB3.0	
		Amazon USFF	
Title	DWG NO	Rev	A00
Date: Tuesday, January 29, 2013	Sheet 43 of 65		

TPM, TCM (TCM is just reserved because MRD has removed TCM requirement)

(Default) ST Micro	POP S	CF4
ZTE	POP Z	CF2,CF4,CF7,RF10,RF19,RF20,RF21
Jetway	POP J	CF2,CF8,RF10,RF16,RF21





INC.

Title

TPM & TCM

DWG NO

Amazon USFF


Date: Tuesday, January 29, 2013

Sheet 44 of 65


Rev

A00

CPU Fan



SYS Fan



PSU Fan



Title


FAN

DWG NO

Amazon USFF


Rev	A00
-----	------------

Date: Tuesday, January 29, 2013 Sheet 45 of 65




www.aitech1.ru

20100210: Swap CO24 and CO14 layout location
Swap CO23 and CO17 layout location
20100309: Dummy CO17, CO14
20100311: THRM2 reference name rename to THRM_1, THRM3
reference name rename to THRM_2, follow Dell FIG1.2


	
Title Thermal Sensor	
DWG NO Amazon USFF	Rev A00
Date: Tuesday, January 29, 2013 Sheet 46 of 65	





KB/MS

www.aitech1.ru

	
Title	
PS2 Conn	
DWG NO	Rev
Amazon USFF	A00
Date: Tuesday, January 29, 2013	Sheet 47 of 65

Serial Port 1






SPI_4MB

20110530: SPI1 Change to 4M

20120216: SPI1 Change to WINBOND_W25Q32BVSSIQ

2012020917: SPI1 Change to WINBOND_W25Q32FVSSIQ

2012021024: UPDATE WINBOND_W25Q32FVSSIQ VPN




20120515: change net name to F_SPI_VCC

20120306 Add RF43,44

www.aitech1.ru

SPI_8MB



20120515: change net name to F_SPI_VCC



20120515: change net name to F_SPI_VCC

20120216: SPI2 rename to SPI3 and Change to 8M , 8 pins flash

20120216: SPI3 and Change to 8M , 8 pins flash, WINBOND_W25Q64FVSSIQ

20120917: SPI1 Change to WINBOND_W25Q64FVSSIQ

2012021024: UPDATE VPN



Title

SPI

DWG NO

Amazon USFF



Rev

A00


Date: Tuesday, January 29, 2013

Sheet 49 of 65


XDP Connector - CPU




XDP Connector - PCH



2009/12/21 Update JTAG Table	PCH JTAG Enable		PCH JTAG Disable	
	ES1	ES2	ES1	ES2
F_PCH_JTAG_TDO	RS177	No Stff	200 Ohms ¹	No Stuff
	RS178	No Stff	100 Ohms ¹	No Stuff
F_PCH_JTAG_TMS	RS179	200 Ohms	200 Ohms	No Stuff
	RS180	100 Ohms	100 Ohms	No Stuff
F_PCH_JTAG_TDI	RS181	200 Ohms	200 Ohms	20K Ohms
	RS182	100 Ohms	100 Ohms	10K Ohms
F_PCH_FILTER_TCK	RS183	51 Ohms	51 Ohms	51 Ohms
F_PCH_JTAG_RST#	RS184	20K Ohms	20K Ohms	No Stuff
	RS185	10K Ohms	10K Ohms	No Stuff



**INC.**

Title

XDP

DWG NO

Amazon USFF


Rev

A00


Date: Tuesday, January 29, 2013

Sheet 50 of 65




Reset Bottom







APS Connector



Sheet 51 of 65




Front USB/LED Header



20120301 Swap pin for layout routing

20120614 PDG1.0 suggested move AC caps to FIO board

Place ESD Close to Header



20120314 Follow D4 design
Dummy them on both MB and FIO










Figure 2-1: USB3 ICC pin numbering



20120301 Swap pin for layout routing



www.aitech1.ru



Title			SATA_MT		
DWG NO		Amazon USFF			Rev A00
Date:	Tuesday, January 29, 2013	Sheet	55	of	65


FLEXBAY

www.aitech1.ru




Title			Flexbay USB_MT		
DWG NO		Rev			A00
Date: Tuesday, January 29, 2013		Sheet 56 of 65		1	

ATX POWER CONNECTOR




Title		
Power Conn		
DWG NO	Rev	A00
Amazon USFF		
Date: Tuesday, January 29, 2013	Sheet 57 of 65	


For Deep Sleep




RESUME RESET Logic



New ATXPWROK




VR_READY DEFENSIVE



Title		
Power Sequence		
DWG NO	Amazon USFF	Rev A00
Date:	Tuesday, January 29, 2013	Sheet 58 of 65

+3V_EPW


20120829: change to
+3V_DUAL from +3V_S5




Used SIO555 run Deep Sleep,S5 Mode:

Dummy => RS85, RP792, RP672, RP14


Stuffed => RS86, RP791, RP793, RO10



+3V_BG




+3V_PCIAUX (FOR PCI/PCIE SLOT)




Title		
Power-1:Linear Power-1		
DWG NO	Amazon USFF	Rev A00
Date: Tuesday, January 29, 2013	Sheet 59 of 65	


+V_1.05_PCH




+V_1.05_PCH
ENABLE CIRCUIT



+V_1P5_PCH








+V_1.05_ME




www.aitech1.ru

Title	
Power-2:Linear Power-2	
DWG NO	Rev
Amazon USFF	A00
Date: Tuesday, January 29, 2013	Sheet 60 of 65

SharkBay VR12.5 POWER CKT -3PHASE




Rosc	Freq.	Rosc	Freq.	Rosc	Freq.	Rosc	Freq.	Rosc	Freq.
10K	250Kh	30.9K	340Khz	61.9K	430Khz	105K	520 Khz	165K	610Khz
12K	260Kh	34K	350Khz	64.9K	440Khz	110K	530Khz	174K	620Khz
14K	270Kh	36.5K	360Khz	69.8K	450Khz	115K	540Khz	182K	630Khz
16.2K	280Kh	40.2K	370Khz	73.2K	460Khz	121K	550Khz	191K	640Khz
18.2K	290Kh	43.2K	380Khz	78.7K	470Khz	130K	560Khz	200K	650Khz
20.5K	300Kh	46.4K	390Khz	82.5K	480Khz	137K	570Khz		
23.2K	310Kh	49.9K	400Khz	88.7K	490Khz	143K	580Khz		
25.5K	320Kh	53.6K	410Khz	93.1K	500Khz	150 K	590Khz		
28K	330Kh	57.6K	420Khz	100K	510Khz	158 K	600Khz		




CAD NOTE:

PLACE ALL 0805 CAPS INSIDE
CPU SOCKET CAVITY




CAD NOTE:


PLACE CAPS AT TOP SOCKET EDGE





Add sequence control
follow CRB



+V 1.5 SM Power (DDRIII)



+V SM VTT Power (DDR VTT)



CAD NOTE:

PLACE ALL 0805 CAPS INSIDE
CPU SOCKET CAVITY



Title

Power-6: DDR3

DWG NO

Amazon USFF

Rev **A00**

Date: Tuesday, January 29, 2013 Sheet 64 of 65

